

# **Reconfigurable Communication System Design**

Senior Project Proposal

By: Anthony Gaught

Advisors: Dr. Yufeng Lu and Dr. In Soo Ahn

November 15, 2012

## Introduction

Due to its reconfigurable ability and high throughput performance, Field Programmable Gate Array (FPGA) is widely used in embedded applications such as automotive, communication, industrial automation, motor control, and medical imaging, to name a few. Quadrature Phase Shift Keying (QPSK) is one of the digital modulation standards used in third and fourth generation wireless communication systems. In this project, a reconfigurable communication system using QPSK modulation will be designed and implemented on an FPGA.

Some preliminary work has already been done at Bradley University. For example, a QPSK system has been implemented on a Virtex 4 FPGA board using MATLAB/Simulink and Xilinx system generator [1]. A random symbol generator and quadrature amplitude modulation (QAM) system have been worked in [2, 3]. The major drawback of Simulink-based tool is that the logic resource usage highly depends on the software automation and, thus, the design may not be compatible with different versions of software. A common complaint of hardware description languages (HDL) such as VHDL and Verilog HDL is that prior knowledge and experience in digital system design and programming details is required. On the other hand, HDL can provide a better solution in terms of logic resource usage and design compatibility. The goal of this project is to implement a complete QPSK system on FPGA boards using VHDL. The project aims to provide a reusable and efficient design for add-on features which may be needed at later times.

## Project Summary

The goal of this project is to investigate and demonstrate the capabilities of software defined radio (SDR) by designing a complete QPSK communication system using VHDL. The QPSK modulation scheme was chosen because it is not too complex but is not trivial either and it is a reliable scheme overall. The project is broken up into three stages. The focus of the first stage is to obtain a working QPSK transmitter and receiver on one FPGA. In the second stage a carrier recovery circuit with a phase locked loop is implemented the system is split into two FPGAs. The signal will pass through a DAC and an ADC when it leaves one board and enters the other. The third stage focuses on increasing system speed and evaluating system performance.

## Detailed Project Description

### Stage 1 - single FPGA board prototype

The high level system block diagram of stage 1 is shown in Figure 1. In this stage, a single FPGA board will be used to prototype the QPSK system including random symbol generator, interpolator, up converter, down converter, decimator and digital-to-analog converter (DAC). Signals are routed internally from the transmitter to the receiver. A DAC is used to display data.




Figure 1. Stage 1 high level system block diagram

I = transmitter side in-phase                      Q = transmitter side quadrature phase  
 I\_r = receiver side in-phase                      Q\_r = receiver side quadrature phase  
 S (n) = internal signal from transmitter to receiver

### Stage 2 - channel imperfection and carrier recover

The high level system block diagram of stage 2 is shown in Figure 2. In this stage, the transmitter and the receiver of QPSK system will be implemented on different FPGA boards. Compared with the system in stage 1, analog-to-digital converter (ADC) and DAC modules will be included in this stage. Adverse effects caused by channel imperfection will be discussed. Carrier recovery circuit and phase locked loop will be implemented in the receiver.




Figure 2. Stage 2 & 3 high level system block diagram

I = transmitter side in-phase                      Q = transmitter side quadrature phase  
 I\_r = receiver side in-phase                      Q\_r = receiver side quadrature phase  
 S (t) = transmitted analog signal

### Stage 3 - system integration and evaluation

System integration and evaluation will be the focus of stage 3. High speed ADC and DAC modules will be used to connect the transmitter and receiver for assessing system operations. Bit error rate (BER) of the system will be used as a metric to evaluate system performance. Logic resource usage and module reusability will be discussed throughout the project.

## Schedule

- Weeks 1-2 phase locked loop and carrier recovery implementation
- Weeks 3-4 split system into two FPGAs and implement DAC and ADC
- Weeks 5-6 system optimization and evaluation
- Weeks 7-8 implement high speed DAC and ADC
- Weeks 9-10 system evaluation
- Week 11 TBA
- Week 12 prep for Presentations
- Week 13 Bradley expo Presentation
- Week 14 senior project presentation

## References

- [1] Anton Rodriguez, and Michael Mensinger Jr., *"Software-defined Radio using Xilinx"*, Senior Project Report, Department of Electrical and Computer Engineering, Bradley University, Peoria Illinois, May 2011.
- [2] Anthony Gaught, *"Software-defined Radio Symbol Generator"*, Junior Project Report, Department of Electrical and Computer Engineering, Bradley University, Peoria Illinois, May 2012.
- [3] Anthony Gaught, Alexander Norton, and Christopher Brady., *"FPGA-based 16 QAM communication system"*, EE 568 Report, Department of Electrical and Computer Engineering, Bradley University, Peoria Illinois, April 2012.
- [4] Leon Couch, *"Digital and analog communication systems"*, 8th ed., Boston: Pearson, 2013
- [5] Charles Roth Jr., and Lizy John, *"Digital systems design using VHDL"*, 2<sup>nd</sup> ed., United States: Thomson, 2008.
- [6] *Spartan-3E Data Manual*, Xilinx, San Jose, CA, 2009.

## Equipment List

- High speed DAC
- High speed ADC
- FPGA with high speed on board clock signal – 2 of them