The objective of this project is to design a system based on cellular arrays with testing features that can be fabricated on a chip so that the main function of practically any CMOS chip can be tested with a minimal amount of external hardware or software.

This type of design includes the use of CMOS technology and logic gate design. In this project a 3-bit x 3-bit multiplier circuit was designed to be tested using the cellular array concept. A 3-bit sequence generator and a 6-bit register were designed on the chip as testing features. When these features are enabled they will test the functionality of the 3-bit x 3-bit multiplier IC.
 

• View project web site
• Return to 1999 Project List
• Return to main Senior Project page