![]()
|
|
Fault Detection and Analysis for Combinational Logic Circuits
by Rod DeMay & Glenn Losinski Advisor: Dr. V. Prasad Fault detection and analysis is a means of saving valuable time troubleshooting
circuits. Our project provides a way of even further reducing the time
to troubleshoot a circuit using a personal computer, digital I/0 board,
and Turbo C. We will present the various uses our program offers to the
users. General fault analysis will be described with respect to combinational
logic circuits. A comparison of a graphical approach to a computational
approach will be discussed. Brief overview of critical algorithms used
will given.
|
|
[All] [2008]
[2007]
[2006]
[2005]
[2004]
[2003]
[2002]
[2001]
[2000]
[1999]
[1998]
[1997]
[1996]
[1995]
[1994]
[1993]
[1992]
[1991]
[1990]
[Competitions] [Graduate Projects] |
|
[Prospective Students]
[Current Students]
[Alumni]
[Faculty]
[Home] [Contact us] [Curriculum] [Senior Projects] [Research] [People] [Links] Copyright (c)1995-2008 Bradley University. All rights reserved. . . |